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Abstract—Performance models can be very useful for under-
standing the behavior of applications and hence can help guide
design and optimization decisions. Unfortunately, performance
modeling of nontrivial computations typically requires significant
expertise and human effort. Moreover, even when performed
by experts, it is necessarily limited in scope, accuracy, or both.
However, since models are not typically available, programmers,
compilers or autotuners cannot use them easily to guide optimiza-
tions and are limited to heuristic-based methods that potentially
take a lot of time to perform unnecessary transformations.
We believe that streamlining model generation and making it
scalable (both in terms of human effort and code size) would
enable dramatic improvements in compilation techniques, as well
as manual optimization and autotuning. To that end, we are
building the Meliora code analysis infrastructure for machine
learning-based performance model generation of arbitrary codes
based on static analysis of intermediate language representations.
We demonstrate good accuracy in matching known codes and
show how Meliora can be used to optimize new codes though
reusing optimization knowledge, either manually or in conjunc-
tion with an autotuner. When autotuning, Meliora eliminates or
dramatically reduces the empirical search space, while generally
achieving competitive performance.
I. INTRODUCTION
Performance models are structural representations of pro-
gram behavior that can be used to describe and possibly predict
application performance on one or more architectures. Such
models provide software developers with useful information
about potential bottlenecks and help guide them in identify-
ing optimization opportunities. Models can also improve the
quality of compiler optimizations or accelerate the process of
empirical autotuning.
Traditional approaches to model-based performance code
optimization employ a variety of techniques to represent code
behavior of existing implementations. Analytical models are
more difficult to create but can also be used to represent the
performance of potential implementations that cannot be mea-
sured directly. Increasingly, machine learning (ML) methods
are being used for performance modeling to identify patterns in
the code feature space and identify optimal parameters. They
are an attractive option because of the potential to capture
complex patterns mostly automatically.
The main goal of our research is to provide a novel,
scalable ML-based code matching methodology, and tool that
enables accurate identification of loop-based computations.
At present, when faced with a new code to optimize, most
humans, compilers, and autotuners start from scratch or at
best, apply some general heuristics when deciding on what
code transformations to pursue. What we propose in this paper
is a methodology to provide a high-quality starting point for
the optimization of any computation. When used by humans,
this can save hours, days, or weeks of effort. When used
in conjunction with compilers or autotuners, this approach
can produce the performance that is competitive with that of
empirically tuned codes but at a small fraction of the cost.
Our primary objective is to accelerate the code optimiza-
tion process by using a deep learning technique to match a
target code to similar computations that have been optimized
previously. To accomplish this, we define a new graph-based
code representation and combine it with a code generation
framework to enable the automated creation of a deep learning
model for matching loop-based computations. We name this
approach Meliora, which translated from Latin means “ever
better”. The approach is based on learning accurate graph
embeddings of a set of computational kernels K0,K1, ...,KN
that have been autotuned or manually optimized on the target
architecture. When a new code Cnew must be considered, we
apply the model to identify which optimized kernel, Ki, is the
closest match. Based on that information and the autotuning
results, we can select the best-performing version of Ki, Kiopt ,
from our training set. This information can then be used by a
human developer to manually optimize their implementation
(which may involve significant refactoring), or it can be used
by a compiler or an autotuner to automatically apply a small
set of optimizations. The Meliora framework can thus greatly
reduce or eliminate the exponential search space of potential
optimizations.
The two principal components of the Meliora approach
are an LLVM-based frontend for extracting code features
and an ML-based graph embedding component for learning
efficient code representations. The overall workflow of feature
extraction, model generation and subsequent code optimization
is illustrated in Figure 1.
Our contributions can be summarized as follows.
• Definition of a graph-based code representation that ex-
tends the traditional control flow graph with computation-
ally relevant features, such as instruction mix and reuse
distance data.
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Fig. 1. Meliora’s workflow for code representation-based model generation and optimization.
• A deep-learning framework for learning code graph em-
beddings for efficient and accurate matching of compu-
tational kernels composed of code that does not contain
non-standard function calls.
• Integration with an autotuner to enable fully automated
construction of the training dataset for a supervised
machine learning model used for matching the code graph
embeddings.
• Evaluation of the accuracy and effectiveness of this
approach on a set of computational kernels from the
SPAPT benchmark suite.
II. BACKGROUND
Before discussing Meliora in detail, we briefly overview the
concepts and tools, on which we have based our approach.
a) LLVM: Meliora’s static analysis component is based
on the LLVM compiler framework [1], which contains a set
of open-source tools and libraries for writing code analysis
and transformation tools for several languages and most HPC
architectures. For example, the Clang compiler frontend pro-
vides several useful static analysis and APIs to manipulate
the Abstract Syntax Trees (ASTs) generated from C and C++
source code. LLDB is the LLVM version of GDB for efficient
debugging. Polly applies the polyhedral model [2], an intu-
itive parameterized algebraic representation, to optimize the
memory access pattern within loops. The middle layer, LLVM
intermediate representation (IR) connects the frontend and the
backend of a program and, at the same time, offers a language-
independent environment for developing new, portable tools,
thereby reducing frontend development efforts. The metric
generation components of Meliora (Sections III-B and III-C)
are hence built on top of the LLVM IR for compatibility with
code written in different programming languages.
b) Graph representation learning: Graph representation
learning (or graph embedding) is a type of machine learning
that focuses on creating compact vector representations of
graphs. To be specific, for a given graph G its goal is to
find a mapping f : vi → xi ∈ Rd, such that the embedded
vector Xi = x1, x2, ..., xd can represent the properties of the
original graph. There are four general types of embeddings:
node, edge, hybrid, and whole-graph embedding. Algorithms
that operate on embeddings rather than graphs can greatly
reduce the cost of computation and storage; hence embeddings
are widely used in various types of applications, such as link
prediction, node classification in social networks, and DNA
analysis in computational biology. The challenge is to balance
the compactness with the preservation of key properties.
Random walk is utilized by graph embedding approaches like
DeepWalk [3] and Node2Vec [4], which samples a graph with
many paths to find the context of the connected vertices.
More recently, researchers have also employed convolutional
neural networks (CNNs) [5], [6] and recurrent neural networks
(RNNs) [7] to learn graph representations, for example, in
GraphSAGE [8]. We take a CNN-based approach to support
code graph embedding because it is less limited than earlier
approaches (e.g., we must handle directed graphs with node
and edge labels).
c) Performance optimization: One of the common ap-
proaches to optimizing performance is automatic performance
tuning (autotuning). Here we consider autotuning that not only
explores simple parameters but rather considers significantly
different code variants (e.g., through transformations such as
tiling or automatic parallelization). Orio [9], the autotuning
framework we used to build the training dataset is based on
annotated C or Fortran code, coupled with a tuning specifica-
tion containing various transformations and their parameters.
In general, Meliora does not require the use of an autotuner,
however, it enables the relatively easy generation of a sizeable
training dataset for our model.
III. METHODOLOGY
Meliora is a novel framework for characterizing computa-
tional kernels whose goal is to dramatically reduce the time
and effort required for optimizing performance. The primary
objective is to accelerate the process of searching the space
of optimizations by using a CNN-based technique to identify
previously optimized similar codes. When used in conjunction
with an autotuner, Meliora can greatly reduce or eliminate the
exponential search space of parameterized code versions. Here
we refer to a kernel as any small to medium-sized computation
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consisting primarily of loops. The performance of many HPC
applications is heavily dependent on the performance of a
few key kernels, which would be the target for our analysis
and optimization efforts. Unlike a library, Meliora does not
aim to create a repository of ready-to-use functions optimized
for particular architectures; rather, it provides a mechanism
to discover successful optimization of similar (but rarely
identical) computations. Also unlike library approaches, there
is no specific limitation to the types of computation that can
be considered.
The Meliora framework consists of two major components:
front end for data collection and back end for data analysis.
Figure 1 shows the overall process of performing the front-end
analysis to extract the code representation (step 1, Sec. III-A)
and the data analysis (steps 2–4, Sec. III-D–III-E) in the
backend.
A. The Hybrid Control Flow Graph
The first step in extracting a code representation in Me-
liora is based on the traditional control-flow graph analysis.
A control flow graph (CFG) consists of nodes and edges
describing all the possible execution paths of a program.
The traditional CFG only contains nodes and edges that can
provide limited information, such as the number of basic
blocks and their connectivity. We can easily envision two
codes with identical CFGs, but vastly different computations
within basic blocks. For the purpose of precisely describing the
structure and potential runtime behavior of a kernel, we require
more information; hence, we introduce the hybrid CFG.
Definition 1 (hybrid Control Flow Graph (hCFG)). A
directed graph denoted as G = 〈V,E, δ, 〉 where vertex V
and edge set E ⊆ V × V stand for basic blocks and directed
edges which connect them. In feature sets δ and , δi(vn)
represents the information attached to node vn and j(emn)
indicates the features attached to the edge from node vm to
node vn.
The node and edge attributes are used for learning a repre-
sentative model in the data analysis phase, which differentiates
hCFG from regular CFG. Figure 2 shows the generated hCFG
for a matrix-matrix multiplication kernel as Listing 1.
Listing 1. Matrix-matrix multiplication
void multiply (double mat1[][N],
double mat2[][N],
double res[][N])
{
int i, j, k;
for (i = 0; i < N; i++) {
for (j = 0; j < N; j++) {
res[i][j] = 0.0;
for (k = 0; k < N; k++)
res[i][j] += mat1[i][k] *
mat2[k][j];
}
}
}
Fig. 2. hCFG for the code fragment in List 1 (Meliora-generated graph).
The graph structure of the hCFG is the same as that of the
regular CFG, in which each vertex represents a basic block
including a sequence of operations and each edge indicates the
direction of execution flow. In addition, hCFG node attributes
include a vector with instruction mix information. Edges are
also annotated with attributes described later in more detail. To
describe each node, we employ an instruction mix that consists
of aggregated instruction counts of four major groups: floating-
point, integer, memory access, and control operations. The
node attributes categorize every node into different functional
clusters by their dominating operation. For example, a floating-
point-intensive node is one which contains a large portion of
floating-point instructions. Similarly, a node with a majority
of memory access instruction would tend to be memory-bound
at runtime.
Next, we compute the transition probabilities of each node
(by using the method described in [10]) and attach the prob-
ability as an edge attribute. Dynamic graph attributes distin-
guish our hCFG from the attributed CFGs used in security
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research [11]. They characterize the dynamic behavior of a
kernel by lightweight runtime profiling, which offers insightful
information about the propagation of values of interest but is
not concerned with performance-relevant attributes. In Table I
we list the selected node attributes (shown as LLVM IR type)
and edge attributes, and we describe the process of extracting
these attributes in the following sections.
TABLE I
GRAPH ATTRIBUTES IN HCFG
Type Attach to Source
Floating-point: FAdd, FMul, FDiv, FSub
Static Node Integer: Add, Mul, UDiv, SDiv, Sub
Memory: Store, Load, Fence, GetElementPtr
Control: Ret, Br, Switch, Resume
Memory Access estimation
Dynamic / Edge Transition probability: runtime profiling /
Static Statically derived from IR
B. hCFG metrics
The metrics added to the hCFG directly affect the perfor-
mance of the entire Meliora workflow and the accuracy of the
generated model reflecting over the prediction results. For the
selection of appropriate metrics as model features, we consider
three aspects:
1) Representability: The metrics should be representative
to describe and differentiate a program (or part of a
program) which is of importance for feature learning.
Moreover, a small number of representative metrics can
greatly reduce the costs of model optimization.
2) Generation complexity: As a lightweight modeling tool,
one goal of Meliora is to provide efficient tuning guid-
ance. Therefore on top of the above requirement, we also
consider the complexity of metrics generation in terms
of time and resource consumption.
3) Integration compatibility: Meliora can work with au-
totuners such as Orio [9], [12] in postmortem mode
and also can behave as a standalone compiler. Thus, it
requires the availability of all the metrics during compile
time, so that Meliora can extract the metrics without
requiring application execution.
Table I lists all the metrics required for building the hCFG
and generating models based on the previous criteria. The rest
of this section will discuss the metrics in detail.
Instruction mix is the collection of instructions coun-
ters which fall into four categories: Floating-point, Integer,
Memory, and Control instructions. The instructions represent
both high-level application information and the architecture
on which the code will run. If we are looking for ways
to accurately characterize each basic block, instructions are
a natural choice. The Mira framework [13], for example,
demonstrated the applicability and precision of the collection
of instructions by static analysis.
The type of a basic block is dominated by the majority
category of its instructions. Accordingly, the nodes in hCFG
exhibit different behaviors, for instance, some nodes are
memory-intensive (e.g., a data structure initialization loop),
while others are dominated by computation (e.g., matrix-
matrix product). Therefore, instead of storing all instructions,
we can compress the data attached to each node to capture just
the four categories of instructions and thus further optimize
the performance of model generation. Besides, by counting
instructions, we are able to derive other valuable metrics, for
example, arithmetic intensity of floating-point operations, to
help researchers gain a deeper understanding of their code. All
the stated reasons make the instruction mix an ideal metric for
Meliora to extract and use to generate models.
Memory access estimation In addition to the instruction
mix, Meliora also generates reuse distance histograms to
abstract the pattern of memory access within a basic block.
Previous research [14], [15] shows that the reuse distance is an
effective representation of data access locality and for further
understanding of the behavior of memory hierarchy. This
metric can be seen as a supplement to the instruction mix. This
increases the dimension of the node attributes in the hCFG by
the size of the reuse distance histogram (customizable, with
default size 5), but it enables better differentiation between
basic blocks than a simple instruction mix attribute.
The generation of the memory access estimation, however,
is challenging for static tools. Most previous research on
reuse distance analysis rely on the program instrumentation
techniques as they are able to obtain the dynamic information
from executions, such as memory references and instruction
tracing, etc. Although such data may not be available in
compile time, we can offer the reasonably estimated metrics
derived from static program analysis, for instance, the range,
upper (lower) bounds. In Meliora the memory access pattern is
represented by a histogram vector whose number and size of
bins are fully customizable by users. We describe the details
of the implementation in the next section.
Transition probability Besides vertex-attached metrics,
the transition probability is used as the edge weight which
indicates the probability of the execution flow from one
basic block to another [10]. In real environments, it is not
usually possible for a program to traverse the execution paths
equally especially for multiple or deeply-nested branches. For
example, in the code shown in List 1 certain basic blocks
are executed more often than others depending on the loop
static control part (SCoP). Consequently, it would affect the
accuracy of the model if all execution paths were treated as
equally likely. Therefore transition probability can be utilized
to enhance the structural representability of the hCFG in which
the frequent paths carry larger values than the infrequent ones.
In Meliora the transition probability is the only metric that
can be extracted through either static or dynamic analysis.
As the unique edge attribute for the graph, it is of great
importance, thus the data obtained from runtime profiling can
describe the structure with emphasis on precision. However,
in many cases generating the transition probability statically is
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sufficiently accurate and enables the entire Meliora workflow
to run in pure static mode, which reduces the time for both
creating and using the models.
C. Metric extraction
As we mentioned in Sec. III-A, all graph features can
be computed statically and some (transition probabilities)
can be optionally computed dynamically. In this section, we
describe the static and dynamic techniques used in Meliora
for obtaining the features and building the hCFG.
Loops Loops are common and significant code structures
in high-performance computing applications. Most computa-
tionally intensive code is expressed in loops and they account
for the majority of application performance hotspots. In the
paper by Bastoul et al. [16], the authors surveyed several high-
performance applications. Their work shows that the average
loop coverage, calculated as the ratio of in-loop statements
to the total number of statements, ranges from 77% to 100%
with an average above 80% for the surveyed applications.
The critical role and the characteristics of a loop make it the
ideal target for code optimization. For instance, an optimizer
(human, compiler, or autotuner) can apply several techniques
such as loop fusion, loop unrolling, and loop tilting to reduce
the cache miss rate by the enhancement of locality of the
memory system in order to improve the overall performance
of the generated code. Hence, Meliora focuses on the loops
within kernels for extracting metrics and metrics and assisting
in discovering code optimizations.
Analysis granularity Kernels frequently contain more than
one same-level loop. Each of these loops may have unique
characteristics that would require a different approach to
optimization. In other words, a single optimization strategy
for the whole multi-loop kernel is unlikely to yield the best
results. Hence, Meliora supports model generation based on
metrics obtained from each top-level loop (or nested loops),
so that later Meliora can generate the model and guide the
optimization matching the same granularity in new kernels.
In addition to the loop-basis analysis, we also provide users
with the option for performing the static analysis in a coarser-
grained manner, for example running on the function level
with all loops combined. The goal of offering a high-level
perspective is to further help the users to gain an understanding
of the functionality of the kernels as a whole. If a kernel-level
match is found, for example, that can help optimize larger
portions of the code at once, thereby saving time and effort.
Static analysis for metric extraction In the design of the
analyzer, we focus on efficiency and usability. Therefore, users
are able to obtain all the hCFG features during compile time,
while dynamic profiling is an available option to choose in
case more precise data is needed. In the pure static mode,
the static analyzer is utilized for collecting both the node and
edge features. We build the static analyzer on top of the LLVM
intermediate representation (IR), which is the bridge between
lexer, parser (frontend), and code generation (backend). In
addition to better usability, when performing analysis on the IR
level, it is possible for us to isolate the design of the processing
Algorithm 1: Memory access estimation generation.
Data: hCFG G
Result: vector v as the histogram
current byte tracker bt = 0;
while G has basic block BBk not visited do
initialize local storage lst;
while BBk has instruction Im not visited do
if Im is store/load instruction then
update bt;
obtain operand opd from Im;
if opd is GEPOperator then
parse opd;
end
update lst;
end
end
update v;
end
logic from the types of source code to make Meliora a
language-independent framework. Furthermore, it also reduces
the complexity of the analysis compared to working directly
on the binary code. Moreover, LLVM provides a large number
of handy functions for developers to leverage. Technically,
Meliora is expected to work compatibly with any programming
language as long as it can be transformed into the LLVM
IR. In the rest of this section, we discuss the details in the
implementation of Meliora for metric extraction.
Independent of the types of the target metrics, we must
inevitably traverse the abstract syntax tree (AST) or similar
wrapped structure in LLVM IR one or more times, while
keeping track of several values in order to summarize the
corresponding metrics correctly. However, we can minimize
the repeated process by adjusting the entry point of the analysis
and also by aligning with the analysis granularity. Specifically,
we consider loops, especially nested loops, as a whole graph
so that we can flatten them from the outermost loop. After
locating the top-level loop, we treat each basic block equally
independent of its type (e.g. loop SCoP) and traverse once to
collect necessary data from basic blocks. Each basic block is
examined to retrieve and categorize the parsed instructions.
For coarser-grained results, we want to collect kernel-level
information which might comprise several loops at the same
level. To address this problem, we first identify and locate the
first and last loops then generate a fake loop body to enclose
them. After that, we can reuse the same method to process
the fake loop and generate a kernel graph. This approach also
allows finer control over granularity within each kernel that
falls between kernel-level and single-loop.
The edge features can be extracted either statically or
dynamically. The dynamic method requires program instru-
mentation. Then the instrumented code is compiled and run
to generate the hCFG transition probability edge attributes.
Before Meliora comes into play, the profiled data must be
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merged back with the source code to create the LLVM
bitcode. By contrast, in the pure static approach, we provide
an LLVM component for obtaining the edge data statically,
which uses heuristics to compute the edge probability based
on the weights produced by the DAG analysis. We note that
both the static and dynamic approaches occur before the loop
traversal pass, and the edge data are collected at the same
time as node attributes. However, due to the extra steps of
instrumentation and execution, the time consumption for the
dynamic approach is substantially higher than that of the static
method. In section IV we compare the two approaches in terms
of time cost and accuracy.
Describing the memory access pattern without profiling
data is never a trivial task. Moreover, the enforcement of the
static single assignment (SSA) form in LLVM IR complicates
the implementation at the symbolic level. To address the
challenges, Meliora employs the symbols extracted from the
IR to estimate the bounds of the reuse distance in bytes.
This is to say that we might not be able to obtain the
precise memory references of an array, yet we can deduce the
maximum and the minimum number of access of the same
array by appropriate assumptions to compute reuse distance
bounds. In the implementation, we iterate the instructions
and three LLVM instruction types involve: StoreInst, LoadInst
and GetElementPtrInst. As shown in algorithm I, we start
by testing the instruction type and then for the qualified
instructions the operand of the instruction is visited. Again
the operand is tested because the instruction might manipulate
the scalar values. Generally, if the operand is an LLVM
GEPOperator the algorithm considers the instruction as
a memory access operation. Subsequently, the instruction
operand is parsed to retrieve information about the array. We
might need to recursively parse the operand if the target is
a multi-dimensional array. The memory access estimation is
generated at the same time as other metrics no additional graph
traversal is required.
D. Graph representation learning
Graph representation learning is at the heart of the Meliora
workflow. The framework relies on the machine learning
techniques to train the model for unseen graph prediction
in order to assist the selection of the tuning parameters for
code optimization. In addition to the model, it converts the
raw hCFGs generated in the front end into a vector while
preserving significant graph properties. The embedded form
reduces the costs of storage and computation on the original
graphs, which is crucial for scaling up this approach to a
large number of computational patterns. A number of graph
embedding options exist, as briefly discussed in Sec. II. To
choose the method most suitable to our needs, we consider
both the current demand and extensibility potential. We have
four requirements for any potential approach: 1) It must work
for arbitrary graphs; 2) It can process auxiliary data besides
the topological information of the graph; 3) It can handle
both directed and undirected graphs; and 4) It can handle
both vertex and edge attributes with discrete and continuous
values to generate a whole-graph embedding. Relatively few
approaches fulfill these requirements, leading us to the choice
described below.
We build the component for graph representation learning
on top of PSCN [17] proposed by Niepert et al. This approach
is based on the convolutional neural network (CNNs) [5],
[6] aiming to learn the arbitrary graph with node and edge
attributes for prediction. Because our ultimate goal is to
compare and match large numbers of computational kernels,
we need an approach that is both accurate and computationally
efficient. If we were to use the graph representation directly,
e.g., to build a tree-based classification model, we would have
to employ an expensive graph comparison operation, such as
graph isopmorphism. This would limit both the size and the
number of codes that can be considered. Hence, we choose to
reduce the hCFG to a vector respresentation, task for which
CNNs are one of the most suitable approaches. The vector
representation also offers the advantage of easy comparisons
using a number of different distance techniques, including
cosine or Eucledian distances. In Fig. 4, for example, we show
the cosine distances between the vector embeddings of test
dataset loops and the embeddings of the loops in the training
kernels.
The whole procedure consists of three steps. Briefly, Node
sequence selection is to construct the sequence of nodes
and create the corresponding receptive fields. Followed by
Neighborhood assembly it assembles a local neighborhood for
the nodes in the sequence as the candidate for the receptive
field. The third step Graph normalization is to normalize
the neighborhood graph assembled in the previous step by
imposing an order on the graph in order to create the vector
representation. To minimize the overfitting of model training,
dropout regularization [18] is applied on the hidden layer of
the CNNs. The dropout rate is set to 50%. The procedure also
trains a model utilized by Meliora to predict unseen graphs.
E. Using the Model
After the model generation, users can apply Meliora to key
loops in their code to locate the best match for an arbitrary
graph with the kernels in the model. To achieve that, first
Meliora compiles the source code in any language supported
by LLVM into bitcode and then performs the static analysis
described in Sec. III-C on the bitcode to collect the hCFGs
representing the loops of the target kernel. One graph is created
for each loop in the loop-level mode, otherwise a single graph
for the entire kernel is generated. Subsequently, Meliora uses
the model to make predictions consisting of the coefficient
vector containing the probabilities of the given graph being
similar to kernels used in training. We then choose from
this vector the loop or kernel with the largest coefficient,
i.e., the best match. At present, this is where Meliora stops,
but in the future, we plan to integrate it more closely into
the autotuning process. We note that this approach can be
used for different types of optimization workflows, not just
autotuning. As our training data grows, we anticipate that
we would incorporate both manually optimized and autotuned
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code versions, so depending on the specific match, the user
may embark on a manual optimization, code replacement (if a
better implementation of the same functionality was located),
or enlist the help of an autotuner. We include some specific
examples on a possible autotuning integration workflow in the
evaluation Section IV-C2.
IV. EVALUATION
In this section, we evaluate the accuracy of the model
and the performance of the process of model generation. The
datasets we used to build the model are from the SPAPT [19]
benchmark.
A. Experiment environment
The machine we used to build the model and validate it
is an Intel R© Xeon R© E5-2699v3 2.30GHz with two 18-core
Haswell CPUs and 256GB of memory.
B. Dataset Generation
It is not easy to collect a sufficient amount of code as the
input for training. Hence we create our dataset from scratch
for the selected kernels. As we mentioned, Meliora is capable
of running in a postmortem mode to work in conjunction
with the Orio autotuning framework [9], [12]. In that scenario,
Meliora serves as a post-processor invoked by the autotuner
to perform the static analysis on the various versions of the
tuned code generated by Orio. No modifications to Orio were
necessary; we believe integration with other autotuners can be
accomplished similarly.
Listing 2. Annotated AXPY-4 kernel
// Tuning specification
/*@ begin PerfTuning (
// ...
def performance_counter {
arg method = ’basic timer’;
arg repetitions = 60;
}
def performance_params {
param UF[] = range(1,33);
}
// ...omitted ...
def search {
arg algorithm = ’Randomsearch’;
}
) @*/
/*@ begin Loop (
transform Unroll(ufactor=UF)
for (i=0; i<=N-1; i++)
y[i] = y[i] + a1*x1[i] + a2*x2[i]
+ a3*x3[i] + a4*x4[i];
) @*/
// original C code kernel
for (i=0; i<=N-1; i++)
y[i] = y[i] + a1*x1[i] + a2*x2[i]
+ a3*x3[i] + a4*x4[i];
/*@ end @*/
/*@ end @*/
The Orio autotuning framework parses the annotations in
the source code and generates different versions of the opti-
mized code. Next, Orio empirically evaluates all the generated
versions to select the one with the best performance for
the production environment. Listing 2 shows a portion of
the annotated AXPY-4 kernel. In the example, the perfor-
mance params defines only one performance parameter the
unroll factor (UF) ranging from 1 to 33. Orio will employ a
random search strategy (as specified in the tuning spec com-
ment) to determine empirically the optimal unrolling factor
for this loop on the platform of interest. input params defines
two different problem sizes that the entire tuning process
will repeat for each value in order to search for the best
performance for each size.
TABLE II
SELECTED KERNELS FOR DATASET GENERATION
Kernel Operation
Elementary linear algebra kernels
GEMVER scalar, vector, and matrix multiplication
MVT matrix vector product and transpose
Stencil code kernel
Stencil3d 3D stencil computation
Linear solver kernel
BiCG subkernel of BiCGStab linear solver
Elementary statistical computing kernel
COV covariance computation
The dataset we used for training is a portion of the SPAPT
benchmark suite [19], [20], which contains four types of
selected kernels. Table II shows the kernel name and major
operations grouped by the categories. 1) Elementary linear
algebra kernels focus on the mathematical computations on
scalars, vectors, and matrices. 2) The Stencil code kernel is
frequently used for solving partial differential equations. They
follow a particular pattern to access and modify the array
elements. 3) The Linear solver kernels are used in solving
systems of linear equations. For instance, the BiCGStab linear
solver kernel decomposes a matrix into a product of lower
and upper triangular matrices. 4) Elementary statistical com-
puting kernels refer to the code that helps find the statistical
relationship among random variables. The dataset used in the
evaluation is listed as the following. Each of them is split
into two groups for training (approximately 3/4) and validation
(approximately 1/4), respectively. The dataset containing loop
versions is statically generated and is divided into two subsets:
5,201 graphs for modeling and 1,498 graphs for validation.
The test graphs are versions of the same kernels and can be
used to confirm that the matching is able to identify such
known similar codes correctly (Figures 3 and ?? show the self-
validation at kernel- and loop-level granularity, respectively; in
addition, we validated with codes not used in training 4, as
discussed later).
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C. Results
In this section, we discuss the accuracy of Meliora in
identifying the kernels which we split into two parts: (i) the
accuracy for recognizing different versions of kernels used in
training (Sec. IV-C1) and (ii) effectiveness of using Meliora
to optimize completely arbitrary (unseen) code (Sec. IV-C2).
1) Model Validation: As we described in Sec. IV-B, we
split a subset of the kernels (Table II) in the SPAPT benchmark
suite into two groups, using the majority (3/4) for the model
training, while the rest of the code versions (1/4) are reserved
for model validation. In this scenario, we are able to test the
accuracy of the model for recognizing different versions of the
same kernels used in training.
Figures 3 shows the self-validation results on the five-
kernel dataset used for training. By self-validation, we mean
selecting a transformed (by Orio) kernel version that was not
used in training, and computing its match; for example, we
expect that most versions of GEMVER would be matched
with other versions of GEMVER. This is not a completely
trivial validation since many of the transformations impact the
hCFG and to a lesser extent, the instruction mix. The labels on
the X-axis and Y-axis are the same as the kernel names where
the X-axis represents all the available classes in the training
set corresponding to each of the selected kernels, and the Y-
axis indicates the percentage of the graphs in the validation set
predicted as the existing kernels. The color of the tiles shows
the value of the percentage, the redder the tile is the closer
the value to 0 and similarly, greener means the value is closer
to 100.
BiCG COV GEMVER MVT Stencil3D
BiCG 96.63% 0.34% 3.03% 0% 0%
COV 0% 96.67% 2.67% 0.67% 0%
GEMVER 0.34% 0% 99.66% 0% 0%
MVT 0% 0% 0.98% 99.02% 0%
Stencil3D 0.49% 0.49% 0.49% 1.95% 96.59%
Fig. 3. Model self-validation at kernel-level granularity.
From Figure 3 we can see that most of the cells on
the diagonal are colored dark green which shows that the
majority of the graphs are correctly predicted. In particular,
the validation results are all above 96% ranging from 96.59%
to 99.66%. On the other hand, the percentage of misclassified
graphs is less than 4%. MVT shows the best accuracy with
only 0.98% of the graphs incorrectly labeled as GEMVER;
Graphs from Stencil3D are the most misclassified results in
the 3.41% of the graphs classified as each of the other training
classes. In practice, for a given graph we perform prediction
and then choose the most likely matching result based on the
prediction vector which includes the probability of a likely
matching against each class in the model. In other words, we
always choose the kernel with the highest value.
2) Evaluation on New Kernels: Most real-world use cases
of Meliora would utilize the model to find the best match
between unknown, arbitrary kernels and those in the model so
that we can apply existing optimization knowledge to avoid
the time-consuming search on the large variant spaces of
performance optimizations. To demonstrate the application of
Meliora to new codes, we present results of using it on a
subset of the SPAPT benchmarks that were not used at all for
building the model.
We performed the empirical evaluation on a slightly dif-
ferent Haswell system than the server used in the model
generation (for scaling and cost reasons); the system we used
was a cluster of Intel R© Xeon R© CPU E5-2690 v4 @ 2.60GHz
nodes. Each node has two 14-core CPUs and 128GB of
memory.
The evaluation procedure consists of the following steps.
First, we apply Meliora as described in Sec. III-E to the
subset of SPAPT codes shown in Table III. None of these
computations were used for training. The codes typically
contain several loops with various nesting depths and range
in size from a tens to hundreds of lines of C code.
TABLE III
MELIORA’S MATCHES FOR A SET OF NEW CODES’ LOOPS.
New code Matched kernel Coeff.
Name@LoopLoc. (<= 1)
adi@132 gemver 0.99
adi@137 gemver 0.99
correlation@166 covariance 0.99
correlation@172 mvt 0.99
correlation@180 mvt 0.85
correlation@185 covariance 1.00
fdtd@152 bicgkernel 0.99
fdtd@154 mvt 0.88
fdtd@157 mvt 0.88
fdtd@160 mvt 0.83
jacobi@76 gemver 0.99
tensor@130 stencil3d 1.00
trmm@124 covariance 0.99
trmm@130 stencil3d 1.00
dgemv@255 bicgkernel 0.83
dgemv@258 gemver 1.00
dgemv@260 bicgkernel 0.83
dgemv@263 gemver 1.00
dgemv@265 bicgkernel 0.91
dgemv@268 gemver 1.00
dgemv@270 bicgkernel 0.99
dgemv@276 gemver 1.00
dgemv@278 gemver 1.00
dgemv@280 gemver 1.00
Once the model returns a match, we compute the similarity
score (cosine similarity) between the loops in the new kernel
and those the matched kernel to further refine the mapping.
For example the first loop in adi (adi@132) is matched
with the gemver kernel, which has four loops. The cosine
similarity between the embeddings of the adi@132 and the
gemver@134 loops is the highest, hence we finalize the match
to be adi@132-gemver@134. For small datasets, one could
just compute similarities instead of employing the kernel-
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adi@132 0.24 0.96 0.2 0.32 0.28 0.98 0.3 0.9 0.81 0.07 0.04
adi@127 0.24 0.96 0.2 0.32 0.28 0.98 0.3 0.9 0.81 0.07 0.04
correlation@166 0.11 0.15 1 0.9 0.21 0.14 0.27 0.33 0.63 0.59 0.44
correlation@172 0.03 0.43 0.83 0.76 0.17 0.46 0.31 0.61 0.86 0.5 0.36
correlation@180 0.17 0.87 0.45 0.59 0.19 0.86 0.2 0.81 0.95 0.23 0.17
correlation@185 0.07 0.06 0.73 0.59 0.03 0.04 0.03 0.08 0.42 0.88 0.75
fdtd@152 0.98 0.35 0.13 0.26 0.73 0.29 0.35 0.25 0.07 0.11 0.24
fdtd@154 0.2 0.79 0.6 0.73 0.23 0.77 0.25 0.79 0.98 0.27 0.2
fdtd@157 0.2 0.79 0.6 0.73 0.23 0.77 0.25 0.79 0.98 0.27 0.2
fdtd@160 0.15 0.86 0.45 0.55 0.24 0.88 0.31 0.88 0.95 0.2 0.13
jacobi@76 0.34 0.91 0.39 0.51 0.44 0.93 0.45 0.94 0.86 0.12 0.06
tensor@130 0.09 0.04 0.47 0.36 0.04 0.03 0.05 0.04 0.27 0.67 0.81
trmm@124 0.02 0.08 0.74 0.55 0.08 0.06 0.14 0.12 0.45 0.88 0.67
trmm@130 0.1 0.03 0.63 0.5 0.07 0.02 0.08 0.06 0.34 0.97 0.9
dgemv@255 0.39 0.94 0.36 0.53 0.38 0.91 0.31 0.88 0.85 0.12 0.08
dgemv@258 0.74 0.36 0.24 0.24 0.99 0.38 0.89 0.44 0.17 0.09 0.07
dgemv@260 0.39 0.94 0.36 0.53 0.38 0.91 0.31 0.88 0.85 0.12 0.08
dgemv@263 0.74 0.36 0.24 0.24 0.99 0.38 0.89 0.44 0.17 0.09 0.07
dgemv@265 0.29 0.8 0.57 0.74 0.25 0.76 0.2 0.74 0.93 0.27 0.21
dgemv@268 0.74 0.36 0.24 0.24 0.99 0.38 0.89 0.44 0.17 0.09 0.07
dgemv@270 0.28 0.98 0.18 0.32 0.29 0.97 0.26 0.87 0.79 0.06 0.04
dgemv@276 0.74 0.36 0.24 0.24 0.99 0.38 0.89 0.44 0.17 0.09 0.07
dgemv@278 0.74 0.36 0.24 0.24 0.99 0.38 0.89 0.44 0.17 0.09 0.07
dgemv@280 0.74 0.36 0.24 0.24 0.99 0.38 0.89 0.44 0.17 0.09 0.07
Fig. 4. Similarity between test kernels and training dataset loops computed
as the cosine distance between their hCFG embeddings.
level model, however, as the number of kernels in the training
dataset grows, this approach would not scale.
Next, for each of the target loops (indicated by their line
number in the left column of the table), we manually transfer
the optimal tuning parameters from the corresponding loop in
the matched kernel (middle column). Because we used Orio to
create our training data set, we also simultaneously produced
autotuned versions of these kernels. Given the kernel name,
problem sizes, and architecture, we can then easily look up the
set of transformations that produced the best version of that
kernel for that problem size and architecture. Figure 4 shows
the cosine similarity between the vector representations of the
training and test datasets. We show similarities between the
original code versions for each training and test kernel.
The next step in our evaluation is to manually copy the
tuning spec from the autotuned version of the matched kernel
into the new code, adjusting variable names as needed. For
example, the correlation code has four loops, two of which
were matched with covariance, and two with mvt. In future,
we plan to significantly automate this step, while still allowing
the user to customize the inserted tuning annotations.
Because the matched kernels often have more than one
potential loop, the user either must select the loop from which
to copy the tuning options or combine all possible parameters.
The first choice eliminates empirical autotuning altogether and
is often possible through quick inspection of both codes, code
similarities are often obvious to a human once presented with
such limited choices. In a few cases, it is difficult to choose
just one loop; in these situations, parameters from multiple
loops can be combined, and the new code can be empirically
autotuned. While this does not completely avoid the cost of
empirical tuning, it does reduce it dramatically (we give some
more details later in this section). Individual loop matching
can potentially be fully automated, although it is not clear yet
whether the explosion in complexity is warranted to save some
fairly light manual effort—all the results in this section were
produced in a few hours, including creating the tuning specs
for the new codes and performing the autotuning for some of
the kernels.
TABLE IV
SEARCH SPEEDUP FOR THE UNSEEN KERNELS.
Kernel Search speedup
adi 19
correlation 1126
dgemv 2
fdtd 19
jacobi 10
tensor 14
trmm 17
a) Kernel performance: The speedups obtained by mod-
ifying the new codes as described above are shown in Fig. 5.
The baseline is the original, unoptimized version, compiled
with a recent GCC compiler using the -O3 optimization level.
All optimization options in the matched kernels can be seen
in the SPAPT benchmark repository [19], [20] and include
loop unrolling, cache tiling, register tiling, SIMD pragma
insertion, OpenMP parallelization, and scalar replacement.
While we used an autotuner to enable rapid application of
these optimizations, one could also apply them manually,
albeit at a dramatically increased effort (the size of the tuned
code is typically much larger than the original, especially when
combining multiple transformations).
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Fig. 5. Speedup over the unoptimized (base) versions: bars for Meliora-
matched optimizations, black triangles for empirical autotuning results, and a
red line for the baseline performance.
We completely eliminated the empirical search and pro-
duced a better-performing version for some of the new codes
(adi(1.78x1), correlation(4.2x), and trmm(1.12x)). In addi-
tion, we were able to improve performance further by applying
1Speedup with respect to the original code version.
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limited autotuning for adi (3.7x), dgemv (1.1x), fdtd (1.8x),
jacobi (1.6x) and correlation (4.8x); this required minimal
extra effort to modify the parameter space to include the
default options. In general, as Table IV shows, we reduced the
search time by 2x to 1,126x for the test kernels, with identical
search method configurations.
Figure 6 shows a comparison between Meliora-based op-
timized codes and empirically autotuned versions using a
machine-learning-based search strategy capped at 1000 runs
(the same as was used to generate the model, although in
most cases, fewer than 100 runs were performed per kernel
by the search method). Such capping is necessary because the
size of the parameter search spaces (ranging from 104 to 1024
for these codes) is too large to allow exhaustive search. The
only code for which the autotuner significantly outperformed
the Meliora-based version is trmm. For correlation, using
the tuning specification from the matched kernels significantly
outperformed the result from autotuning the original by pro-
viding a better starting point for the search, as well as a slightly
different set of optimizations.
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Fig. 6. Comparison with empirically tuned performance. Values greater than
one indicate that Meliora-based optimizations outperformed the empirical
autotuner.
b) Autotuning search performance: We evaluated perfor-
mance both on a single set of parameters and with limited
autotuning on a small parameter space based on the matched
loops. The post-match autotunning also benefits from the
use of local optimization methods because we know that the
starting point is likely close to the optimum.
For the correlation benchmark, the Meliora-based opti-
mization through a match with loops from the autotuned
covariance and mvt kernels), we were able to actually outper-
form previous empirical tuning without any autotuning. The
results for tensor indicate that this specific benchmark is not
optimizable via the kinds of optimizations we attempted (as
indicated by the fact that both the Meliora and autotune results
are close to the original performance). In part this is due to the
fact that it contains a five-level loop; there is nothing similar
among the other kernels in SPAPT. To use Meliora for such
cases, a model should be trained with a greater number of
representative kernels, including tensor contractions.
c) Performance of metric extraction: In addition to the
model validation, we time the process of loop-level metric
extraction illustrated in Figure 7. The timed process is one
component in the workflow of Meliora to generate hCFGs. The
plot shows the average time spent on source code compilation
(to LLVM IR) and conducting the information retrieval.
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Fig. 7. Comparison between the static and dynamic strategies for metric
extraction. The X-axis lists the kernels and the Y-axis is the time in seconds.
The metric extraction time varies from kernel to kernel
depending on the size of the generated code, which is deter-
mined by both the kernel and the input parameters set by Orio
annotations. Since the dynamic method demands additional
steps to prepare and run the instrumented code, it is not
surprising that it takes longer to collect the metrics. Among
the kernels, COV (covariance) is the most time-consuming
and it needs approximately 5 seconds on average even for the
static processing of the graphs, which is mainly spent on the
compilation and I/O operations for the relatively large graphs.
V. RELATED WORK
In this section, we briefly survey some works to the applica-
tion of graph representation learning to performance modeling
and model-based performance optimization.
The area of compiler optimization and autotuning shares
several concepts in common. For instance iterative compi-
lation [21], [22] exhaustively searches the parameter space
for the best-performing combinations. However, compilers
usually work at a broad level which make more efforts to
generalize the optimal variants into a heuristic to optimize all
codes, while autotuners usually focus on specific applications.
Analytical models derived manually are used at the early stage
of compiler optimization. Wagner et al. [23] and Tiwari et
al. [24] hand-tuned the analytical model to estimate the exe-
cution frequency of code regions and the energy consumption.
Nevertheless, creating the model by hand requires expertise
and significant effort, and the accuracy and the portability of
the model completely depends on the human factors.
Machine learning alleviates the complexity of analytical
model creation and has been a technique widely used in
compiler optimization. Wen et al. [25] and Luk [26] leverages
the regression on predicting the application speedup and run-
ning time. Classification is also used for locating the optimal
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optimization parameters [27]–[29]. In addition, clustering as
an unsupervised learning method is used to select the optimal
execution point for program simulation [30]. Comparing with
the surveyed works, our proposed method concentrates on the
intrinsic features of the code as the complementary attributes
to the topology information and also emphasizes the automatic
feature extraction in order to further reduce the human efforts
involved and improve the framework efficiency.
Although our research goals are different, we conduct
research motivated by the same ideas which leverages graph
representation learning for similarity detection. Thus it is
valuable to mention other such works in this section. For
example Xu et al. [31] and Liu [32] utilize learned embedded
format of the control-flow graph extracted in binary functions
to compute the distance in order to measure the binary
similarity. They consider only the structure and do not include
instruction mix information. Lim et al. [10] define CFG-based
similarity metrics for matching GPU kernel computations
that also include instruction mix information; that approach
is limited to NVIDIA codes, but integration with our CPU
approach is a feasible future direction.
VI. CONCLUSIONS AND FUTURE WORK
In this paper, we introduce Meliora, a framework for ex-
tracting code representations that can be used to find potential
optimizations for new codes more easily and eventually, au-
tomatically. The model validation and use cases we consider
suggest that the metrics we defined can indeed produce an
accurate model of loop-based computations, and showed how
we can eliminate or greatly reduce code optimization efforts
with or without autotuning while achieving competitive results
compared to traditional empirical autotuning.
However, much work remains to be done beyond this initial
proof of concept. Our future work includes identifying more
features on which to base metrics that are more representative
and low cost in extraction. For example, a few input parame-
ters (typically related to problem size) can have a significant
impact on optimizations and it may be a good idea to somehow
flexibly and generally incorporate them into our model. We
plan to extend Meliora with inter-procedural analysis. We are
also investigating new metrics on the extended hCFG to enable
Meliora to perform the analysis on parallel applications. In
addition, we plan to complete the integration of Meliora into
the autotuning process for speeding up autotuning of new
codes by reducing the search space.
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